<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="https://www.zbc.uz.zgora.pl/repozytorium/style/common/xsl/oai-style.xsl"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" 
         xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
         xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/
         http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
	<responseDate>2026-06-28T05:03:01Z</responseDate>
	<request identifier="oai:zbc.uz.zgora.pl:85880" metadataPrefix="oai_dc" verb="GetRecord">
	https://zbc.uz.zgora.pl/repozytorium/oai-pmh-repository.xml</request>
	<GetRecord>
	
  <record>
	<header>
		<identifier>oai:zbc.uz.zgora.pl:85880</identifier>
	    <datestamp>2025-07-14T12:34:36Z</datestamp>
		  <setSpec>DigitalLibraryZielonaGora</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository:Faculties:FacultyComputerElectricalControl</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository:Faculties</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository:ListJurnals:AMCS:AMCS18</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository:TypesWork</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository:TypesWork:Articles</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository:ListJurnals</setSpec> 	      <setSpec>DigitalLibraryZielonaGora:Repository:ListJurnals:AMCS</setSpec> 	    </header>
		<metadata>
	<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title xml:lang="pl"><![CDATA[Hardware reduction for LUT-based Mealy FSMs]]></dc:title>
<dc:creator><![CDATA[Barkalov, Alexander]]></dc:creator>
<dc:creator><![CDATA[Titarenko, Larysa]]></dc:creator>
<dc:creator><![CDATA[Mielcarek, Kamil]]></dc:creator>
<dc:subject xml:lang="pl"><![CDATA[mealy FSM]]></dc:subject>
<dc:subject xml:lang="pl"><![CDATA[synthesis]]></dc:subject>
<dc:subject xml:lang="pl"><![CDATA[FPGA]]></dc:subject>
<dc:subject xml:lang="pl"><![CDATA[LUT]]></dc:subject>
<dc:subject xml:lang="pl"><![CDATA[partitions]]></dc:subject>
<dc:subject xml:lang="pl"><![CDATA[encoding collections of output variables]]></dc:subject>
<dc:description xml:lang="pl"><![CDATA[A method is proposed targeting a decrease in the number of LUTs in circuits of FPGA-based Mealy FSMs. The method improves hardware consumption for Mealy FSMs with the encoding of collections of output variables. The approach is based on constructing a partition for the set of internal states. Each state has two codes. It diminishes the number of arguments in input memory functions. An example of synthesis is given, along with results of investigations. The method targets rather complex FSMs, having more than 15 states.]]></dc:description>
<dc:publisher><![CDATA[Zielona Góra: Uniwersytet Zielonogórski]]></dc:publisher>
<dc:contributor><![CDATA[Korbicz, Józef (1951- ) - red.]]></dc:contributor>
<dc:contributor><![CDATA[Uciński, Dariusz - red.]]></dc:contributor>
<dc:date><![CDATA[2018]]></dc:date>
<dc:type xml:lang="pl"><![CDATA[artykuł]]></dc:type>
<dc:identifier><![CDATA[http://www.zbc.uz.zgora.pl/repozytorium/Content/85880/AMCS_2018_28_3_15.pdf]]></dc:identifier>
<dc:identifier><![CDATA[https://zbc.uz.zgora.pl/repozytorium/dlibra/publication/100872/edition/85880/content]]></dc:identifier>
<dc:identifier><![CDATA[oai:zbc.uz.zgora.pl:85880]]></dc:identifier>
<dc:source xml:lang="pl"><![CDATA[AMCS, volume 28, number 3 (2018)]]></dc:source>
<dc:source xml:lang="pl"><![CDATA[https://www.amcs.uz.zgora.pl/?action=papers&issue=109]]></dc:source>
<dc:language><![CDATA[eng]]></dc:language>
<dc:relation><![CDATA[oai:zbc.uz.zgora.pl:publication:100872]]></dc:relation>
<dc:rights xml:lang="pl"><![CDATA[Biblioteka Uniwersytetu Zielonogórskiego]]></dc:rights>
</oai_dc:dc>

</metadata>
	  </record>	</GetRecord>
</OAI-PMH>
