Creator:

Opara, Adam ; Kania, Dariusz

Contributor:

Korbicz, Józef - red. ; Uciński, Dariusz - red.

Title:

Decomposition-based logic synthesis for PAL-based CPLDs

Group publication title:

AMCS, Volume 20 (2010)

Subject and Keywords:

decomposition ; technology mapping ; logic optimization ; BDD ; CPLD

Abstract:

The paper presents one concept of decomposition methods dedicated to PAL-based CPLDs. The proposed approach is an alternative to the classical one, which is based on two-level minimization of separate single-output functions. The key idea of the algorithm is to search for free blocks that could be implemented in PAL-based logic blocks containing a limited number of product terms. In order to better exploit the number of product terms, two-stage decomposition and BDD-based decomposition are to be used. In BDD-based decomposition methods, functions are represented by Reduced Ordered Binary Decision Diagrams (ROBDDs). The results of experiments prove that the proposed solution is more effective, in terms of the usage of programmable device resources, compared with the classical ones.

Publisher:

Zielona Góra: Uniwersytet Zielonogórski

Date:

2010

Resource Type:

artykuł

DOI:

10.2478/v10006-010-0027-1

Pages:

367-384

Source:

AMCS, Volume 20, Number 2 (2010) ; click here to follow the link

Language:

eng

Rights:

Biblioteka Uniwersytetu Zielonogórskiego